Abstract-Based on measured four-noise parameters and two-port noise theory, considerations for noise optimization of integrated low-noise amplifier (LNA) designs are presented. If arbitrary values of source impedance are allowed, optimal noise performance of the LNA is obtained by adjusting the source degeneration inductance. Even for a fixed source impedance, the integrated LNA can achieve near min by choosing an appropriate device geometry along with an optimal bias condition. An 800-MHz LNA has been implemented in a standard 0.24-m CMOS technology. The amplifier possesses a 0.9-dB noise figure with a 7.1-dBm third-order input intercept point, while drawing 7.5 mW from a 2.0-V power supply, demonstrating that the proposed methodology can accurately predict noise performance of integrated LNA designs.
I. INTRODUCTION
T HE FIRST stage of a receiver is typically a low-noise amplifier (LNA). The LNA design involves tradeoffs between many figures of merit, such as gain, noise, power, impedance matching, stability, and linearity. Since the primary role of the LNA is to lower the overall noise figure of the entire receiver, noise optimization is one of the most critical steps in the LNA design procedure. In traditional monolithic microwave integrated circuit (MMIC) design, active devices are given with fixed geometries and characteristics. For the given bias and frequency conditions, a source impedance is selected to minimize the noise figure [1] . Since the optimum source impedance for noise ( ) differs from the power-match condition in general, this technique often results in large power consumption or input mismatching. Even in full custom ICs, despite an important option that the designer can choose the desired device geometries, most designers still rely on the same optimization techniques [2] - [4] because no explicit guidance is generally available on how to best exercise the IC designer's freedom in tailoring device geometries. They can achieve an optimum noise figure with acceptable input mismatching (typically dB) but do not fully exploit the potential of integrated LNAs. Recently proposed noise optimization techniques for CMOS RF circuits permit greater flexibility in the selection of device geometries as well as matching elements and biasing conditions to minimize the noise figure for a specified gain or power dissipation [5] , [6] . However, they use simplified small-signal models as well as constant noise characteristics. These techniques also rely heavily on mathematical derivations that provide limited intuitive design guidance.
This paper presents considerations for noise optimization of LNAs based directly on measured noise parameters and two-port noise theory; the approach requires neither sophisticated noise modeling nor circuit simulation to be used. All the analyses are based on MOSFET designs, but the same methodology can be applied to other IC technologies, such as BiCMOS or heterojunction bipolar transistors (HBT). Section II reviews the basic concept of the noise figure and four-noise parameters. It also discusses the intrinsic noise model of the MOSFET and its relation to the measured noise performance of amplifiers. Section III explains how the noise performance of the LNA differs from that of the intrinsic device; design considerations for a CMOS-tuned LNA with power constraints are presented. Section IV presents experimental results for an implementation using integrated CMOS technology to realize an LNA.
II. FUNDAMENTAL NOISE THEORY FOR CMOS CIRCUITS

A. Concept of the Four-Noise Parameters
The noise performance of a circuit is usually characterized by a parameter called noise factor ( ) or noise figure ( ) that represents how much the given system degrades the signal-to-noise ratio [1] .
(1) Total Output Noise Power Output Noise Power by Source Impedance (2) At one frequency, the noise factor of a linear circuit shows a parabolic dependence on the source impedance driving the given circuit. This behavior results in constant noise circles on the Smith chart and can be characterized in terms of the four-noise parameters [7] as follows:
0018-9200/02$17.00 © 2002 IEEE where is the minimum noise factor, and are real and imaginary parts, respectively, of the source admittance ( ); and are real and imaginary parts, respectively, of the optimum source admittance ( , also known as the noise-matching condition), and is the equivalent noise resistance. When is adjusted to , the circuit yields the best achievable noise performance . If differs from , its impact on is amplified by . Even if is sufficiently low, large and a poor proximity between and result in an unacceptably large noise figure in the actual circuit. This problem becomes acute for MOSFET circuits because the reflection coefficient 1 for optimum noise ( ) is nearly 1 and is 3-10 times larger than for high electron mobility transistor (HEMT) devices [8] .
B. High-Frequency Noise in MOSFETs
The thermal fluctuations of channel charge in the MOSFET produce effects that are modeled by drain and gate current noise generators [9] . These currents are partially correlated with each other because they share a common origin and possess a spectral power given by (4) (5) (6) where is the drain output conductance under zero drain bias, is the real part of gate-to-source admittance, and , , and are bias-dependent factors. For longchannel MOSFETs, , , and are, respectively, 2/3, 4/3, and 0.395 in the saturation region, but short-channel MOSFETs exhibit larger values [5] , [10] . These expressions imply that the spectral power density scales with the device width .
C. Scaling of the Noise Parameters
In realizing a custom IC design of the LNA, one of the key issues is to understand the device scaling effects on the noise parameters. The four-noise parameters can be derived 2 from current noise spectral power, given in (4)-(6), as follows:
Equation (7) suggests that devices with shorter channel length yield better noise figures because the angular cutoff frequency 2 Exact expressions can be derived based on the two-port theory [11] , [12] . The approximated (7)- (10) neglect the distributed and Miller effects. Their derivations are found in [10] .
is proportional to while becomes at most 6.5 times larger than the long-channel case, down to 0.25 m [6] . Likewise, (8) also suggests that shorter devices improve . Therefore, the selection of device geometries for the LNA design requires width scaling of the device, consistent with the shortest channel length that can be realized. In (7)- (10), , , and scale linearly with the device width , while noise factors , , , and are width independent. These results thus suggest the dependence of the four-noise parameters with respect to the device width as follows: no width dependence (11) (12)
Equations (3) and (12) imply that the larger device width offers the best chance of lowering noise figure. The upper limit of the width is set by the constrained power budget in integrated circuit implementations. When the supply voltage and power consumption are given, the device width of the input stage corresponding to each bias condition can be easily calculated from the current density. In other words, for a fixed drain current, lower gate biasing allows a larger device width and higher gate biasing demands to decrease the device width.
D. Noise Analysis of the Amplifier
This paper utilizes the two-port theory [11] , [12] instead of analytical equations. The four-noise parameters and -parameters were measured from a 0.24-m nMOSFET with m, using the ATN NP5B system. The frequency range was from 0.5 to 6.0 GHz with 0.5-GHz step and the gate and drain bias conditions were from 0.5 to 2.5 V with 0.2-V step, respectively. The resulting data were then smoothed for the frequency as well as the bias dependences and used in the following analyses. The tuned amplifier illustrated in Fig. 1(a) is one of the most broadly used LNA architectures because it offers the potential of achieving the best noise performance [5] , [6] , [10] . To evaluate its noise performance, the amplifier is divided into three cascading stages as illustrated in Fig. 1 
(b).
An admittance noise matrix for the first stage ( ) is found from the following network parameters: (15) This noise matrix is then transformed to the representation ( ). In the second stage, an noise matrix of is obtained from the measured four-noise parameters and then transformed to the impedance noise matrix ( ). The total noise of the second stage ( ) is the sum of and the one for the source inductor component ( ). As done for the first stage, an representation ( ) is obtained by a transformation.
Finally, the noise matrix of the third stage ( ) is acquired from the four-noise parameters of the common-gate-mode MOSFET. Alternatively, it can be acquired through a conversion process presented in [13] . Note that the noise contribution from needs to be subtracted from the second stage and added to the third stage.
The noise performance of the entire amplifier is given by cascading the three stages, as follows:
III. DESIGN CONSIDERATIONS FOR A TUNED AMPLIFIER
For the topology illustrated in Fig. 1(a) , the desired input impedance of the amplifier is obtained for a narrow frequency band by choosing and independently. When , it is approximated as follows [5] : (18) It is known that the source degeneration inductance controls the noise performance of the given architecture [14] , but the reasons are not well understood.
Suppose a power supply having a conjugately matched source impedance is connected to the LNA as illustrated in Fig. 1(a) . This can mean that and , or that and transform a given to be conjugately matched to . Assuming the noise from passive components is negligible, based on the definition in (2), the noise factor of the given topology can be expressed as [6] (19) (20) where denotes the real part of a complex number, and , , and are current noise power components at the output of the LNA contributed by , , and , respectively. In Fig. 2 , the device size and bias condition are fixed, then the impact of different are examined. The result shows that each component has a different dependence on . Since the feedback of reduces the current gain, as increases, the output noise contributions from the source resistance and the induced gate noise of monotonically decrease, but their slopes are different due to different feedback gains. On the other hand, the contribution from the induced gate noise of is negligibly small. The contributions from drain current noise ( and ) have almost unity gain, and thus result in an -independent term. Hence, the LNA yields the best noise figure when the -dependent term ( ) and -independent term ( ) give equal contributions, as illustrated in Fig. 2 by two dashed lines.
The four-noise parameters offer a more intuitive means of explanation for the phenomenon discussed above. The four-noise parameters of the LNA are calculated for different values of using in Section II-D. Fig. 3(a) plots the powermatching condition ( ) and noise-matching condition ( ) together on the Smith chart for varying from 0.1 to 10 nH. As increases, the real part of proportionally increases and the power-matching condition moves downward counterclockwise. On the other hand, dramatically changes the noise-matching condition as well, but it exhibits a totally independent trajectory to the left. An interesting fact is that those two conditions can come into a good proximity by an appropriate amount of the source degeneration. Since the proximity means in noise performance calculation, a better proximity essentially leads to a lower noise figure. Fig. 3(b) shows the noise figure when the source impedance ( ) is chosen to providing a perfect power match. The best achievable noise figure is obtained when brings and to the point where they are in the closest proximity; those conditions are marked as and in Fig. 3(a) . This fact implies that an accurate calculation of the input impedance is critical in the noise optimization process; approximate values are of limited use. Another beneficial impact of using a source inductance is that it substantially lowers and slightly improves as well. Thus, the LNA can potentially achieve a better noise figure than of the MOSFET alone if coincides with . Since is a function of the device size and bias condition, so is the optimum . Fig. 4(a) demonstrates the optimum is bias dependent and scales linearly with the specified current. However, the noise figure achieved by optimizing is independent of the current specification and very close to the intrinsic , as shown in Fig. 4(b) .
A. Input Transistor Optimization
To achieve for noise minimization, the designer has two options. The first approach is to adjust the source impedance to a predetermined , which is set by a given MOSFET. The other approach is to adjust to a prefixed by changing the geometries of the transistors, primarily the input device. The second option is very useful since the source impedance has a fixed value of 50 in many RF applications; also, the linearity specification often limits the choice of , which sets the real part of the input impedance. Thus, selection of the input device is the primary consideration in noise optimization of integrated circuits.
This section assumes that the source impedance is fixed to 50 and seeks the optimum size of the input transistor. For different gate bias ranging from 0.6 to 1.5 V, the width of the input device with the shortest channel length is first adjusted to satisfy the given power constraint at each gate bias. To make the LNA be in a power-match condition, the inductor is chosen to provide a 50-real part of the input impedance for the LNA and then the value of is adjusted to cancel of the imaginary part of the input impedance. For better accuracy, the input impedance is calculated based on the methodology in [13] . In that case, while the power-match condition is fixed to 50 , the noise-match condition moves as shown in Fig. 5 (a) and (b). As discussed in the previous section, the proximity of to 50 determines the noise figure. Even if somewhat deviates from 50 , however, this deviation does not substantially degrade the noise figure since the noise resistance of the LNA is reduced by a factor of as much as 5 in comparison to the MOSFET by itself, as shown in Fig. 5(c) . In general, the current specification directly scales the allowable device width and lowering gate bias grants to use a larger device width for a fixed drain current. As the noise resistance is inversely scaled with the device width, it is evident that higher drain current specification and lower gate biasing make the noise figure less sensitive to a noise mismatch. Fig. 5(d) clearly shows the optimum gate bias for noise. It also demonstrates that resulting noise figures are close to . The valley-shaped noise figure profile can be described by an analytical expression as follows [6] : (32) The second and third terms include the drain conductance . Since it is linearly scaled with the width, it becomes smaller as the gate bias increases for a fixed current specification. In the second term, suggests that this term originates from the drain noise;
in the numerator implies that this term is dominant when the gate bias is low due to width scaling. On the other hand, in the third term, suggests that this term originates from the induced gate noise; in the denominator proposes that this term is dominant when the gate bias is high. In other words, the given formula has two independent noise components that have the opposite gate bias dependence to each other. The noise figure thus has minima where they contribute equally to the noise figure. This fact highlights the importance of accurate gate noise modeling for circuit design.
B. Cascode Stage Design
The cascode stage has a relatively small impact on the overall noise figure if the input stage is not optimal. However, to squeeze out the best noise figure, it needs to be optimized as well. In fact, in Fig. 5(d) , the difference between the minima of the noise figure valley and is primarily limited by the extra noise contribution from the cascode stage which is also subject to the given power constraint. Thus, the second step of the noise optimization is choosing a proper size for the cascode stage. For the topology shown in Fig. 5(b) , exhibits a larger deviation from the power-match condition. It is caused not by the operating frequency, but by the poorly optimized cascode stage. While it is known that increasing the width of the cascode device monotonically improves shielding from the output, its impact on the noise performance is not well understood. The bias of the cascode stage is tightly linked to its size. The width can increase until the bias of the cascode stage approaches the threshold voltage, or it can decrease until the input device reaches the linear region. In this section, the gate bias and size of the input device is fixed to the optimum values found in Fig. 5(d) and the width of the cascode stage device is swept with the minimum channel length. The inductors and are readjusted to keep the input impedance to 50 . As the width of the cascode stage ( ) increases, the generated noise power from the cascode stage also increases. Intuitively, this fact suggests that smaller improves the noise figure monotonically by reducing the noise contribution of as well as the capacitance at the intermediate node between and . Due to the Miller effect, however, the required for increases as becomes smaller. Consequently, smaller yields a different noise-match condition as well as larger value of . Eventually, the noise figure becomes worse if is too small. An optimal width exists as shown in Fig. 6 . For the given topology, with , the cascode stage introduces 40% extra noise power to the input stage, which, in turn, increases by about 0.5 dB.
C. Pad Capacitance
In the process of practical LNA design, as illustrated in Fig. 1(a) , the bonding pad introduces an extra ac current path to ground. In silicon technology, this can severely deteriorate the noise figure if the path contains a resistive component, such as the conductive substrate [15] . However, if the resistive component is suppressed by replacing the bottom plate of the pad capacitor from the substrate to a metal layer [15] , the bonding capacitance simply increases the required inductance value for the designated input impedance. This consequently brings the noise-match condition closer to and also diminishes the noise resistance further. In this section, the input device optimization process presented in Section III-A is performed again with the presence of the pad capacitance. An arbitrary value 3 of is chosen first and then and are adjusted to make . Fig. 7 (a) and (b) demonstrates that the bonding pad capacitance mitigates the strong gate bias dependence of the noise figure. However, it is a tradeoff between the noise figure and gain.
IV. EXPERIMENTAL RESULTS
To evaluate the LNA performance, a single-ended LNA intended to achieve 1.0 dB of noise figure was designed using a 0.24-m silicide CMOS technology. The die photo of the LNA is given in Fig. 8 . First, the minimum size pad was implemented using metal-5 and metal-1 layers to suppress extra noise, giving 47 fF of capacitance. The supply voltage was chosen to be 2.0 V to provide a voltage headroom for the cascode transistor. 4 The analysis in Fig. 5(d) suggests that at least 3.75 mA of bias current is required to achieve below 1.0 dB of noise figure. The gate bias was set to 0.7 V to achieve the best noise figure based on the characteristic in Fig. 7(a) . The corresponding size of was 90/0.24 for the given power budget. At the time of design, the cascode stage was not fully optimized and the size of was chosen to be 45/0.24. For the given topology, it is expected to improve the noise figure by 0.1 dB with m. To minimize the distributed gate resistance, the MOSFETs were segmented into 5-m-long gate fingers and each of the fingers was contacted at both ends [16] . The spiral inductor was implemented using the metal-5 layer and its value was chosen to . The inductor was designed based on the compact model presented by [17] ; a patterned ground shield was employed to reduce the substrate parasitics of the spiral inductor [18] . Since the required gate inductor to cancel out the imaginary part of the input impedance was 36 nH, which is too large to be integrated, an external inductor was used along with a bondwire inductor. Finally, to control the parasitic inductance from to ground, the die was mounted on a special leadless leadframe package (LLP) which allows direct downbonding to the large ground plane, as shown in Fig. 9 .
The complete schematic of the device under test (DUT) is shown in Fig. 10 . The real term of the input impedance of the fabricated LNA was 54 and was adjusted to 50 using an off-chip tuner. To maximize accuracy in noise figure measurement, the output of the LNA is also impedance matched 5 using another off-chip tuner. Fig. 11 (a) and (b) shows measured third-order input intercept point (IIP3) and noise figure as well as the available gain. The measured performance of the LNA is summarized in Table I . With 3.75 mA of bias current, the LNA achieves about 0.9 dB of noise figure, which is the lowest reported noise figure with a perfect power match for a CMOS LNA, and it adds just 0.3 dB to the of the intrinsic MOSFET device. The measured noise figure is also quite close to the expected value and demonstrates that the proposed methodology accurately predicts the noise performance of custom integrated LNA designs. 
V. CONCLUSION
Based on the measured noise parameters of the 0.24-m MOSFET and on the results derived from two-port noise theory, considerations for a integrated LNA design are presented. The measured noise parameters can be scaled directly with the device width; device sizing can be utilized for power-constrained design. The noise performance of the tuned LNA is primarily controlled by the source degeneration inductance, which determines both the power-matching and the noise-matching conditions. Therefore, if arbitrary values of source impedance are allowed, the optimal LNA design can be obtained by adjusting the source inductance. Even if the source impedance is fixed, the integrated LNA can achieve noise performance near by choosing an appropriate device geometry and optimizing the bias conditions. The cascode stage usually introduces at least 40% extra noise power to the input stage; thus, its width needs to be optimized.
Although the demonstrated LNA uses a single-ended architecture, future LNA designs will require differential operation since further scaling of the device sizes requires smaller values of source inductance. Fully integrated inductors with large values and high quality factors required for are an ongoing challenge. The results demonstrate that CMOS can be a good candidate for high-performance LNA designs, competitive with GaAs and bipolar LNAs. He joined Texas Instruments Incorporated, Dallas, TX, in 1986, and has been working in the modeling field since 1988. He specializes in on-wafer characterization of S-parameters, high-frequency and low-frequency noise, and dc and capacitance for semiconductor components. He is currently involved in model parameter extraction.
